ABSTRACT To allow the use of molybdenum disulfide (MoS 2 ) in mainstream Si CMOS manufacturing processes for improved future scaling, a novel MoS 2 transistor with a 10-nm physical gate length created using a p-type doped Si fin as the back-gate electrode is presented. The fabrication technology of the ultra-small MoS 2 device shows fully process compatibility with conventional Si-FinFET process flow and it is also the first time to realize the large-scale fabrication of the arrayed MoS 2 transistors with 10-nm gate lengths. The fabricated ultrathin transistors, consisting of 10-nm gate length and 0.7-nm monolayer CVD MoS 2 , exhibit good switching characteristics and the average drain current on/off ratio reaches to over 10 6 . This technology provides a promising approach for future CMOS scaling with large scale new 2-D material transistors.
I. INTRODUCTION
In recent years, two-dimensional materials (2DMs) have attracted considerable attention as a class of promising alternative semiconductor materials for integrated circuit (IC) technology development due to their atomically uniform thickness [1] - [3] . The latest International Technology Roadmap for Semiconductors (ITRS 2017) predicted that 2DMs will play a significant role in CMOS scaling beyond the 3 nm technology node [4] . MoS 2 is one of the most mature 2DMs owing to numerous advantages such as an atomically smooth surface, appropriate band gap and reasonable mobility. Most initial research focuses on demonstrations of excellent film properties or device characteristics based on MoS 2 transistors with a large gate length [5] - [10] .
Recently, to break through the scaling limit of MOS transistor in IC industry, a series of MoS 2 devices with sub-10 nm gate lengths are demonstrated. For example, a 1 nm gate length (L gate ) MoS 2 transistor has been successfully fabricated using a carbon nanotube as the gate conducting material [11] , the MoS 2 channel together with a graphene back gate has been integrated into one 4 nm channel length (L ch ) transistor [12] , and 8.2 nm L ch MoS 2 transistors have been fabricated on a Bi 2 O 3 -based substrate [13] . However, the integration processes of these devices are far from current mainstream Si-based CMOS manufacture technologies [14] . As far as we know, research on the hybrid Si/MoS 2 channel technology was proposed for the first time in 2014 [15] . Although the demonstrated transistor had a large channel length (L ch = 50 nm), the proposed process is highly compatible with CMOS technologies. In 2015, a front gate MoS 2 FinFET device with L gate of 30 nm was fabricated using similar technology, and its electrical parameter is improved with the additional Si fin gate [16] .
In this paper, a transistor with 10 nm length back-gate (10 nm-BG) is proposed by applying the CVD (chemical vapor deposition) monolayer MoS 2 film on a nanoscale Si fin with conventional FinFET process technology. The fabricated MoS 2 10 nm-BG transistors demonstrate an excellent on/off current ratio high to over 10 6 . Meanwhile, an array of transistors with similar structures is demonstrated and show relatively uniform properties in statistic method. The results indicate that a novel method for 2DM transistor with very short gate as well as a strong process compatibility with mainstream Si manufacturing technology is presented.
II. EXPERIMENTAL PROCEDURE
The integration flow and three-dimensional schematic diagram of the proposed MoS 2 10 nm-BG transistor are shown in Fig. 1(a) . In this structure, the transistor employs a nanoscale Si fin together with planar shallow trench insulation (STI) SiO 2 as the supporting substrate, and the fin buried in STI SiO 2 provides a backed gate control. The supporting fin and STI structure are made using the conventional FinFET process, and the MoS 2 transistor is fabricated on the structure at a low process temperature, which shows no damage beneath the fin or STI structure. The fabrication details are described here: first, on a p-type, 8-inch Si (100) wafer, the 3D Si fins were fabricated using typical self-aligned spacer image transfer (SIT) patterning technology [17] , [18] , and the top fin width is beyond the limit of the lithography tool, which is approximately 10 nm. To improve the conductivity of Si fin as back gate electrode, the wafer has been heavily doped by phosphorus (1.5 × 10 17 cm −2 ). Next, 200 nm-thickness SiO 2 was deposited on the 3D fins to form STI structure. After that, the wafer undergoes chemical mechanical polishing (CMP) for surface planarization, keeping 135 nm of SiO 2 . Then, the remaining SiO 2 were rinsed with diluted HF (100:1) to accurately control the SiO 2 thickness (etch rate is 2.5 nm/min). The final thickness of SiO 2 is 120 nm, and the Si fin's height is 113 nm.
On the planar structure, HfO 2 film was deposited as the back-gate dielectric at 300 • C by thermal atomic layer deposition (ALD). After that, the substrate with HfO 2 film had been annealed at 450 • C for 15 s through RTA (rapid thermal annealing) method, the annealing atmosphere is nitrogen. The annealed HfO 2 is crystallization, and the annealing process can improve the film-quality of HfO 2 [19] . A thin film of monolayer MoS 2 grown by CVD method is transferred onto the prepared Si fin substrate. The MoO 3 films were deposited on the Si/SiO 2 substrate and were sulfurized by CVD equipment at 500 • C for 15 min [20] . In a conventional transfer process, PMMA was spin-coated on the MoS 2 film surface, then detached the MoS 2 from SiO 2 substrate by floating the sample on the 1M KOH solution surface. At last, the MoS 2 with Si fin substrate was immersed in acetone for 2 h to remove the PMMA [21] . The size of the MoS 2 film in here is 1 × 1 cm 2 . To further characterize the quality of the transferred MoS 2 , Raman scattering spectroscopy was implemented and the Raman spectrum is shown in Fig. 1(b) . The Raman spectrum displayed E 1 2g and A 1g bands separated by 19 cm −1 , which confirms that the transferred MoS 2 film is monolayer.
In later steps, a 9 nm Al 2 O 3 film was deposited on MoS 2 surface as the passivation layer by ALD. Ultraviolet lithography using negative photoresist was used to define the contact windows followed by wet etching using dilute solution of H 3 PO 4 (1:3) at 40 • C to remove the unwanted Al 2 O 3 layer in these contact windows [22] . With the help of alignment mark, the lithography process can almost ensure the Si fin's location is between two metal-electrode. The substrate's mark was fabricated with Si fin etch process. Metal (Ti/Au = 100/100 nm) were deposited directly on the substrate by e-beam evaporation. Finally, the photoresist was removed by acetone and DI water. The prepared transistors were annealed at 350 • C for two hours under vacuum to improve the contact properties with MoS 2 and metals. The electrical characteristics of the fabricated MoS 2 10 nm-BG transistors are measured by a Keithley 4200 semiconductor parameter analyzer. All tests are performed in a dark environment at room temperature.
III. RESULTS AND DISCUSSION
The top view of the fabricated MoS 2 10 nm-BG transistor is shown in Fig. 1(c) , the L ch and W ch (channel width) of 484 VOLUME 7, 2019 the device are 3 and 45 µm, respectively. It is noticeable, however, that the L ch is the distance between source and drain. The Si fin gate electrode is located just between the source and drain electrodes. Cross-sectional TEM images of the 10 nm-BG transistor along the MoS 2 channel are shown in Fig. 1(d) -(e) (cutting across AA' in Fig. 1(c) ). Fig. 1(d) shows a high-resolution (HR) TEM image of the fabricated MoS 2 transistor with a backed gate electrode by nanoscale Si fin. The panoramic TEM can be easily observed that the Si fin is close to the center between source and drain (see supplementary material). In this figure, the fin top width is 10 nm, which indicates that the physical L gate of the MoS 2 10 nm-BG transistor is 10 nm. On the Si fin top, it has a 7 nm SiO 2 left and the thickness of the deposited HfO 2 is 9.7 nm, which utilizes the remaining SiO 2 as the interface layer film for suppressing the lattice mismatching effect between the high-k and Si material. The device uses the composite layer of remaining SiO 2 and HfO 2 films as the gate dielectric for suppressing the effect of back gate leakage at a large gate voltage (V G ). In Fig. 1 (e) with HR-TEM imaging on the channel, the atomic-level thickness of monolayer MoS 2 is 0.7 nm with smooth interface with the beneath gate dielectric layer. An EDX (Energy Dispersive X-Ray Spectroscopy) mapping for different elements is measured and these also confirmed the locations of the Si fin, HfO 2 , Al 2 O 3 , and MoS 2 in the device, as shown in Fig. 1(f) . The typical electrical characteristics of the transistor with 10 nm Si fin back gate (i.e., L gate = 10 nm) and 0.7 nm monolayer MoS 2 channel are demonstrated in Fig. 2 . In Fig. 2(a) , the MoS 2 10 nm-BG transistor exhibits an excellent switching behavior with the drain current on/off ratio (I on /I off ) beyond 10 6 . The corresponding I on /I off is 8.3 × 10 6 , 3.6 × 10 6 and 3 × 10 6 for drain voltage (V D ) = 0.1 V, 0.5 V and 0.9 V, respectively. Such a high I on /I off ratio demonstrates the ability of the 10 nm Si fin back gate to deplete the monolayer MoS 2 channel and turn off the device successfully. In this figure, the back gate leak current remained below 10 pA when the gate bias sweep from −10 V to 5 V, which indicate the gate dielectric has strong suppression of the leakage current. The minimum subthreshold swing (SS) and threshold voltage (V T ) of this transistor is 360 mV/dec and −4 V, respectively. The SS stays well with the variation of V D (0.1-0.9 V) due to the smooth substrate and high quality high-k gate dielectric. However, the SS of 360 mV/dec is slightly larger than the best one of 160 mV/dec in previous literature about monolayer CVD-MoS 2 transistor with Bi 2 O 3 substrate [13] . Because the extension region of the MoS 2 channel is a little long and at micron level, which lead to a large series resistance (R s ) of ungated MoS 2 film between the fin back-gate and source/drain regions. In this short gate device, the large R s , independent of gate voltage (V G ), significantly slowed the increase of drain current (I D ), which led to a degraded SS in subthreshold state [23] . Moreover, the equivalent oxide thickness (EOT) of the device is about 9 nm (9.7 nm HfO 2 plus 7 nm remaining SiO 2 at the top of Si fin) and it is a little large. It may causes an increasing of SS and total EOT of the gate stack should decrease more with improved process.
For this device, the current on/off ratio is 8.3 × 10 6 for V D = 0.1 V and is able to maintain 3 × 10 6 for V D = 0.9 V. The current on/off ratio dose not degenerate much as V D increasing, which indicates the new structure has a good immunity to short channel effects (SCEs). To estimate the scaling ability of the device due to SCEs, the gate field effective channel length (L FE ) and characteristic length λ need to be investigated in detial. The characteristic length of one MOSFET with planar structure is given by λ = (ε s /ε ox ×t s t ox ) 1/2 , where ε s and ε ox are the dielectric constant of semiconductor and gate oxide, t s and t ox are the thickness of semiconductor and gate oxide, respectively [13] , [24] . According to previous reports, the dielectric constant of MoS 2 is about 3.3 [25] . The calculated characteristic length λ of the monolayer MoS 2 10 nm-BG transistor is 2.3 nm. Generally, in order to maintain effective gate electrostatics, L FE should be >2.5 times larger than characteristic length λ. Then, the required minimum L FE is 5.7 nm, which is below the channel length controlled by 10 nm Si fin back-gate in this work. Thus, the 10 nm L gate MoS 2 transistors by this method may exhibit strong immunity to SCEs. Meanwhile, the I D -V D characteristics of the device VOLUME 7, 2019 485
were also measured at different V G values and shown in the inset of Fig. 2(a) , which shows reasonable output characteristics. In Fig. 2(b) , the maximum hysteresis window is 0.6 V.
A maximum charge trap density (n t ) can be estimated by an equation (n t = V T C ox /q), where the V T is the difference V T between forward and backward sweeps, V T is extracted by the constant-current (CC) method [26] . With a value of V T = 0.4 V, corresponding to n t = 9 × 10 11 cm −2 . According to the Fig. 2 (c) , the MoS 2 10 nm-BG transistors in this work are actually controlled by Si fin back-gate (real gate) and extended region back-gate (extended gate). Compared with the extended gate, the Si fin real gate has a much stronger gate-control ability due to the extremely smaller EOT. To investigate the effect of the extended gate for the device's switching behavior, another reference device was fabricated and the electrical characteristics were also measured, as shown in Fig. 2(d) . In this picture, the parasitic extended gate transistor shows a very poor switching behavior and I on /I off is around 10 2 . It means the Si fin back gate play a major role in real device's channel operations and the extended gate has a little effect on the channel's depletion. However, it is expected take some contributions on the series resistance of the channel conductance since a large channel extension region formed between the real channel and the source/drain regions. Therefore, in Fig. 2(a) , the drain current increases steadily though the transistor is onstate, because the series resistance of MoS 2 extension region is reduced by V G increasing [11] .
A series of the MoS 2 10 nm-BG transistor with different L ch had been fabricated to study the effect of extension region resistance. In Fig. 3(a) , the devices' L ch s are 4 µm, 5 µm and 6 µm, respectively, and the W ch s of them are all 45 µm. In Fig. 3(b) , the I D -V G curves demonstrate that these devices have similar deplete voltages, but the SS of these devices are different. Fig. 3(c) summarized I D -V G curves of these devices under subthreshold region while V G sweeping from −7 to −5 V. In this figure, the SS is slightly degenerating with device's L ch increase. To quantify the variation of SS and I on /I off with different device's L ch , the trend lines between these parameters are extracted and described in Fig. 3(d) . At V D = 0.9 V, SSs for the devices increase as L ch turning larger. Because, as the L ch increasing, the effect of extended gate increases and it causes the proportion of the really effective gate-control by Si fin gate becomes smaller, which lead to a worse SS. The extracted I on /I off ratios of these devices are decreased as L ch increasing, because the turn-off currents of these transistors with different L ch are almost constant, and simultaneously, the increasing series resistances (MoS 2 extension region resistance and contact resistance) due to a larger L ch cause a smaller turn-on current. Meanwhile, the corresponding output characteristics shown in Fig. 3(e)-(g) indicate a degradation of the saturation drain current as L ch increasing, which also confirm the speculations of those variation tendencies. These I D -V D curves are measured at the same testing environment include V G sweep range, sweep speed, V D voltage window, and so on. These To examine the practical application potential of the MoS 2 10 nm-BG transistor, the transfer characteristics were measured at different V G sweep speeds with different sweep steps. In Fig. 5(a) , as the V G sweep step increasing from 20 mV to 400 mV, the I D -V G curves are almost overlapping, which indicate that the electrical characteristics of the MoS 2 10 nm-BG transistor are stable. Moreover, a number of MoS 2 BG transistors with the same channel structure (L gate = 10 nm, L ch = 5 µm and W ch = 45 µm) were fabricated and the electrical characteristics were shown in Fig. 5(b) . The distributed deviation of these I G -V G curves is small and the key parameters of I on s, SSs, V th s and I on /I off ratios are all similar, which demonstrates the fabricated devices are uniform with the proposed structure and process.
An array of MoS 2 BG transistors (one array including 40 devices) with 10-nm Si fin BG structures are designed and fabricated out, as shown in Fig. 5(c) . The distribution characteristics of their I on /I off ratios are summarized in Fig. 5(d) . In this figure, the I on s of these devices are between 1 µA and 10 µA, and the I off s are all at pA level. As a result, the distributions are relatively concentrated and have small deviations. To further investigate the variability of key device parameters of measured forty devices, the histograms of these devices' I on /I off ratios and V T are shown in Fig. 5 (e-f) . The I on /I off ratios and V T s distributions to be Gaussian, and the median measured I on /I off is 1.1 × 10 6 , the standard deviation V T (SV T ) is 0.7 V corresponds to a variation in charge carrier density by Sn = SV T C ox /q = 1.6×10 12 cm −2 . So the electrical performance variation of the device in our work is excellent [26] . The average I on /I off ratio of the array is large than 10 6 and it shows an excellent process uniformity as the same as the matured Si CMOS transistors. Furthermore, the 2DMs have atomic thickness and smooth surface, which indicate that the CVD-grown 2DMs have lower variability problems than silicon with a few nm thick when the growth and process technologies become matured [26] . So the 2DMs transistors have great potential advantages for large-scale fabrication. However, in previous of reports about sub-10 nm MoS 2 transistors with various methods, the demonstrated devices are randomly distributed on specific locations, which is hardly implemented in large-scale integrated circuit [11] - [13] . For the first time, the demonstrated structure and process technology with Si fin back gate shows a potential ability to fabricate such a small MoS 2 devices in a large scale, which confirm the feasibility of this process technology in future large-scale IC manufacture.
IV. CONCLUSION
In summary, a method to fabricate high-performance shortgate MoS 2 transistors with conventional Si-based FinFET flow is reported. The technology provides not only a method of making ultra-short gate lengths but also a feasible integration scheme for 2DM transistors with industrial Si CMOS manufacturing technologies. The effect of various extension channel lengths on transistor's performances are systemically studied. Meanwhile, an array of MoS 2 10-nm BG transistors with the technology is successfully fabricated and these devices demonstrate good electrical switching characteristics in a statistic method. The results show them relative uniform and the average on/off current ratio is beyond 10 6 , which is the first time to demonstrate excellent 2DM short channel devices compatible with Si process in a large scale. Therefore, this paper provides a promising approach for putting 2DM transistors forward to large-scale, industrialized IC production in future.
